Table of Contents: Volume 2 (1990)

Number 1

Editorial, *Earl E. Swartzlander, Jr.* 5

Introduction, *J.G. McWhirter and R.A. Evans* 7

Configurable Hardware: Two Case Studies of Micro-Grain Computation
Tom Kean and John Gray 9

A Polyphase Architecture for Serial-Input Convolvers
Luigi Dadda 17

Systolic Architectures for Adaptive Multichannel Least Squares Lattice Filters
Paul S. Lewis 29

Systolic Square Root Covariance Kalman Filtering
F.M.F. Gaston, G.W. Irwin, and J.G. McWhirter 37

The Design of Wave Digital Filters Using Fully Pipelined Bit-Level Systolic Arrays
Stuart Lawson and Steve Summerfield 51

Number 2

Introduction, *John A. Graniero and Claud N. Bain* 67

The Advanced Onboard Signal Processor (AOSP)
Daniel J. Dechant 69

The 3-D Computer
M.J. Little, R.D. Etchells, J. Grinberg, S.P. Laub, J.G. Nash and M.W. Yung 79

The Advanced Architecture On-Board Processor Signal Processing Testbed
M.J. Iacoponi 89

The Navy's New Standard Digital Signal Processor, the AN/UYS-2
G. Melcher, G. Thomas and D. Kaplan 103

Generic Signal Processor Implementation with VHSIC
Earl. E. Swartzlander, Jr. 111

Signal Processing Architecture Assessment
J.B. Clary 117

Number 3

A Low-Overhead Scheme for Testing a Bit-Level Finite Ring Systolic Array
G.A. Jullien, S. Bandyopadhyay, W.C. Miller and M. Taheri 131

Bubbles Can Make Self-Timed Pipelines Fast
Mark R. Greenstreet and Kenneth Steiglitz 139

A Bit-Level Systolic Architecture for Implementing a VQ Tree Search
M. Yan and J.V. McCanny 149

CSP-Based Object-Oriented Description and Simulation of a Reconfigurable Adaptive Beamforming Architecture Using the OODRA Workbench
Thomas L. Wernimont, David K. Hwang and W. Kent Fuchs 159

Fault Diagnosis in Reconfigurable VLSI and WSI Processor Arrays
Sy-Yen Kuo and Kuochen Wang 173

Number 4

The Papia System
V. Cantoni, V. DiGesù, M. Ferretti, S. Levialdi, R. Negrini and R. Stefanelli 195

β-bit Serial/Parallel Multipliers
Richard C. North and Walter H. Ku 219

A VLSI Design Methodology for Distributed Arithmetic
Wayne P. Burleson and Louis L. Scharf 235

Wafer Scale Integration: A University Perspective
V.K. Jain, D.L. Landis, D.C. Keezer, K.T. Wilson and D. Whittaker 253

WASP: A WSI Associative String Processor
R.M. Lea 271

Comparison of Tree and Straight-Line Clocking for Long Systolic Arrays
Marios D. Dikaiakos and Kenneth Steiglitz 287

Ultra Large Scale Static Rams
Ron Bourassa, Tim Coffman and Joe Brewer 301

Image Processing on a Memory Array Architecture
Poras T. Balsara and Mary Jane Irwin 313